

# SpecDoctor: Differential Fuzz Testing to Find Transient Execution Vulnerabilities

Jaewon Hur, Suhwan Song, Sunwoo Kim\*, Byoungyoung Lee



서울대학교  
SEOUL NATIONAL UNIVERSITY

\* Samsung Research



[hurjaewon@snu.ac.kr](mailto:hurjaewon@snu.ac.kr)



<https://compsec.snu.ac.kr/people/jaewonhur/>



The MELTDOWN logo features a yellow shield with a diagonal slash and a red liquid-like drip at the bottom, set against a dark blue background with faint assembly code. The SPECTRE logo is a blue cartoon ghost with a mischievous grin and a small branch in its hand, also on a dark blue background with assembly code.

**MELTDOWN**

**SPECTRE**




The FORESHADOW logo shows a red padlock with a white keyhole, set against a grey background with a cracked, broken effect behind it.

**FORESHADOW**



The ZOMBIELOAD ATTACK logo depicts a red hand holding a red CPU chip, with a jagged, zombie-like bottom edge.

**ZOMBIELOAD  
ATTACK**



The CacheOut logo features a blue smartphone with a cracked screen showing dollar signs and a chip icon, and a blue pen nib pointing at it.



**CacheOut**  
Leaking Data on Intel CPUs via  
Cache Evictions



The MDS logo is a purple chip with a white water drop in the center, and the letters 'MD' above and 'S' below the drop.



**MD  
S**

# Importance of CPU Verification



**CPUs cannot be fixed after they are released**

# Importance of CPU Verification



**We should find bugs before releasing the chip**

# **SpecDoctor: Differential Fuzz Testing to Find Transient Execution Vulnerabilities**

# SpecDoctor Found Real-world Vulnerabilities

10s of bugs in RISC-V Boom and NutShell



The Berkeley Out-of-Order Machine (**BOOM!**):  
Computer Architecture Research Using an  
Industry-Competitive, Synthetic  
RISC-V Processor

Christopher Celio, K  
David Patt  
2015 Jun  
celio@eecs.berkeley.edu



Tuesday, June 30, 15



## 🚩 CVE-2022-26296 Detail

### Current Description

BOOM: The Berkeley Out-of-Order RISC-V Processor commit d77c2c3 was discovered to allow unauthorized disclosure of information to an attacker with local user access via a side-channel analysis.

[+View Analysis Description](#)

### Severity

CVSS Version 3.x

CVSS Version 2.0

CVSS 3.x Severity and Metrics:



NIST: NVD

Base Score: **5.5 MEDIUM**

Vector: CVSS:3.1/AV:L/AC:L/PR:L/UI:N/S:U/C:H/I:N/A:N

*NVD Analysts use publicly available information to associate vector strings and CVSS scores. We also display any CVSS information provided within the CVE List from the CNA.*


*Note: NVD Analysts have published a CVSS score for this CVE based on publicly available information at the time of analysis. The CNA has not provided a score within the CVE List.*

# What Does SpecDoctor Do?

Given the **CPU RTL** (Blueprint of the CPU),

SpecDoctor outputs **PoCs**

triggering transient execution vulnerabilities



# Challenges of SpecDoctor

**Transient Execution Vulnerability** has countless attack vectors

In order to launch a Transient Execution Attack,

## 1. trigger a transient execution

**Many ways to trigger a transient execution**

*BPU, BTB, RAS, TLB, Store Buffer, Line Fill Buffer, etc.*

## 2. leak secret data in the transient execution

**Many ways to leak secret data**

*I/D-Cache, BPU, TLB, FPU, Ex. Port, Replace logic, etc.*



# Approaches of SpecDoctor

SpecDoctor catches them **ALL AT ONCE**



1. Find instructions **triggering transient executions**
2. Find instructions **leaking secret data**

# 1. Detecting Transient Executions

## Transient Execution


*Mispredicted execution* inside a CPU,  
which should be rolled back later

# 1. Detecting Transient Executions

## Transient Execution

*Mispredicted execution* inside a CPU,  
which should be rolled back later

Instruction order




**Out-of-order CPU**  
e.g.) Branch misprediction

# 1. Detecting Transient Executions

## Transient Execution

*Mispredicted execution* inside a CPU,  
which should be rolled back later

Instruction order




**Out-of-order CPU**  
e.g.) Branch misprediction

# 1. Detecting Transient Executions

## Transient Execution


*Mispredicted execution* inside a CPU, which should be rolled back later



# 1. Detecting Transient Executions

## Transient Execution


*Mispredicted execution* inside a CPU,  
which should be rolled back later



# 1. Detecting Transient Executions

## Transient Execution

*Mispredicted execution inside a CPU*  
which should be rolled back later




**Out-of-order CPU**  
e.g.) Branch misprediction

# 1. Detecting Transient Executions

## Transient Execution

*Mispredicted execution* inside a CPU which should be rolled back later






# 1. Detecting Transient Executions

## Transient Execution

*Mispredicted execution* inside a CPU which should be rolled back later

Instruction order



**Out-of-order CPU**  
e.g.) Branch misprediction


# 1. Detecting Transient Executions

## Transient Execution

*Mispredicted execution* inside a CPU,  
which should be rolled back later



Instruction order



**Out-of-order CPU**  
e.g.) Branch misprediction


# 1. Detecting Transient Executions

## Transient Execution

*Mispredicted execution* inside a CPU,  
which should be rolled back later



Instruction order



**Out-of-order CPU**  
e.g.) Branch misprediction

# 1. Detecting Transient Executions

## Transient Execution


*Mispredicted execution* inside a CPU, which should be rolled back later

### Observation

**All transient execution** should be **rolled back** (e.g., branch prediction, load-store bypass, TLB check, MDS)

**Reorder Buffer (ROB)** is a single handling point of **all rollbacks**

Instruction order



**Out-of-order CPU**  
e.g.) Branch misprediction

# 1. Detecting Transient Executions

## Transient Execution

*Mispredicted execution* inside a CPU, which should be rolled back later



**Idea**

Observation 1. All transient execution should be rolled back

**Monitoring RoB to Detect Transient Execution**

Observation 2. Reorder Buffer (ROB) works as a single point for handling all the rollbacks


Instruction order



Rollback

Out-of-order CPU  
e.g.) Branch misprediction

# Step 1. Finding Instructions Triggering Transient Execution



## 2. Detecting Secret Leakage

### Micro-architectural Side Channel



*Traces of transient execution in the CPU containing secret data*

# 2. Detecting Secret Leakage

## Micro-architectural Side Channel

*Traces of transient execution in the CPU containing secret data*

Instruction  
order






# 2. Detecting Secret Leakage


## Micro-architectural Side Channel

*Traces of transient execution in the CPU containing secret data*

Instruction order



u-arch states change while the CPU executes instructions




**Internals of CPU**

## 2. Detecting Secret Leakage

### Micro-architectural Side Channel


*Traces of transient execution in the CPU containing secret data*



# 2. Detecting Secret Leakage

## Micro-architectural Side Channel


*Traces of transient execution in the CPU containing secret data*



# 2. Detecting Secret Leakage

## Micro-architectural Side Channel


*Traces of transient execution in the CPU containing secret data*



# 2. Detecting Secret Leakage

## Micro-architectural Side Channel


*Traces of transient execution in the CPU containing secret data*



# 2. Detecting Secret Leakage

## Micro-architectural Side Channel

*Traces of transient execution in the CPU containing secret data*



# 2. Detecting Secret Leakage

## Micro-architectural Side Channel

*Traces of transient execution in the CPU containing secret data*


If the transient instructions touched secret

Instruction order

rollback

Transient instructions

1. u-arch states hold secret




# 2. Detecting Secret Leakage


## Micro-architectural Side Channel

*Traces of transient execution in the CPU containing secret data*

If the transient instructions touched secret



- 1. u-arch states hold secret
- 2. Attackers can steal secret by inspecting u-arch states





# 2. Detecting Secret Leakage

## Micro-architectural Side Channel


*Traces of transient execution in the CPU containing secret data*

### Observation

**All secret** are transferred through **changed u-arch states**

(e.g., cache, BPU, TLB, FPU side channels)

**u-arch states** should be **different** depending on the **secret**



# 2. Detecting Secret Leakage

## Micro-architectural Side Channel

*Traces of transient execution in the CPU containing secret data*

**Idea**



**Differential Testing on u-arch states to find secret leakages**

through **changed u-arch states**


(e.g., cache, BPU, TLB, FPU side channels)

**Observation 2. u-arch states** should be **different depending on the secret**


Instruction



# Step 2. Finding Instructions Leaking Secret Data



# Overall Framework of SpecDoctor



1. Find instructions triggering transient execution
2. Find instructions leaking secret data

# Practical Impact of SpecDoctor

Project	Transient execution	Side channel
Boom	pmp/vm-fault	d-cache, bim, tlb,...
	bound check bypass	i/d-cache, ras, faubtb,...
	branch target corrupt	i/d-cache, btb, tlb,...
	load-store bypass	i/d-cache, bim, btb, ...
NutShell	bound check bypass	i/d-cache, bim, tlb, ...
	branch target corrupt	i/d-cache, ras, rs, ...

## CVE-2022-26296 Detail

### Current Description

BOOM: The Berkeley Out-of-Order RISC-V Processor commit d77c2c3 was discovered to allow unauthorized disclosure of information to an attacker with local user access via a side-channel analysis.

[+View Analysis Description](#)

### Severity

CVSS Version 3.x

CVSS Version 2.0

CVSS 3.x Severity and Metrics:



NIST: NVD

Base Score: 5.5 MEDIUM

Vector: CVSS:3.1/AV:L/AC:L/PR:L/UI:N/S:U/C:H/I:N/A:N

*NVD Analysts use publicly available information to associate vector strings and CVSS scores. We also display any CVSS information provided within the CVE List from the CNA.*

*Note: NVD Analysts have published a CVSS score for this CVE based on publicly available information at the time of analysis. The CNA has not provided a score within the CVE List.*

**First transient execution attack,  
exploiting the implementation bug in the CPU**

# Conclusion

- SpecDoctor is an RTL fuzzing framework to find transient execution vulnerabilities in CPU.
- <https://github.com/compsec-snu/specdoctor.git>

**Thank you**