

uXOM: Efficient eXecute-Only Memory on Cortex-M

Donghyun Kwon^{1,4}, Jangseop Shin¹, Giyeol Kim¹,
Byoungyoung Lee^{1,2}, Yeongpil Cho³, Yunheung Paek¹

¹Seoul National University, ²Purdue University, ³Soongsil University,
⁴Electronics and Telecommunications Research Institute



PURDUE
UNIVERSITY®


Soongsil University

ETRI

eXecute-Only Memory (XOM)

- A memory which has only a execute permission
 - No read and write permission
- Purpose
 - Protect intellectual properties (IPs)
 - Prohibit obtaining CRA(Code Reuse Attack) gadgets at runtime
 - [Stephen et al. S&P'15]
- High-end CPU architectures support XOM
 - X86 – EPT, MPK
 - AArch64 - MMU


Motivation

- ARMv7-M architecture
 - Used in Cortex-M3/4/7 processors
 - prominent processor in embedded systems
 - No MMU
 - No execute-only permission in MPU (Memory Protection Unit)
 - Available permissions: NA, RO, RX, RW, RWX
- We propose uXOM
 - New software technique to implement XOM on Cortex-M processors.


Threat model & Assumption

- Consider software attacks at runtime
 - Assume that target firmware has memory vulnerabilities.
 - Attacker can perform arbitrary memory read and write
 - Attacker can subvert control-flow
 - Manipulate function pointer or return address
- Not consider offline attacks on firmware
- Not consider hardware attacks
 - Bus probing, memory tampering, etc.
- Any software components of the firmware are not trusted
 - include the exception handlers
- All software components are executed in privileged mode
 - [Abraham et al. S&P'17], [Chung Hwan et al. NDSS'18]


Basic Design



Basic Design




Basic Design




Challenges

- C1. Unconvertible memory instructions
 - Exclusive memory instructions (LDREX, STREX)
 - PPB access memory instructions




Challenges

- C1. Unconvertible memory instructions
 - Exclusive memory instructions (LDREX, STREX)
 - PPB access memory instructions
- C2. Malicious indirect branches
 - Jump to unconverted memory instructions
 - By manipulating target address register
- C3. Malicious exception returns
 - Return to unconverted memory instructions
 - By manipulating exception context (PC) in the stack




Challenges

- C1. Unconvertible memory instructions
 - Exclusive memory instructions (LDREX, STREX)
 - PPB access memory instructions
- C2. Malicious indirect branches
 - Jump to unconverted memory instructions
 - By manipulating target address register
- C3. Malicious exception returns
 - Return to unconverted memory instructions
 - By manipulating exception context (PC) in the stack
- C4. Malicious data manipulation



Challenges

- C1. Unconvertible memory instructions
 - Exclusive memory instructions (LDREX, STREX)
 - PPB access memory instructions
- C2. Malicious indirect branches
 - Jump to unconverted memory instructions
 - By manipulating target address register
- C3. Malicious exception returns
 - Return to unconverted memory instructions
 - By manipulating exception context (PC) in the stack
- C4. Malicious data manipulation
- C5. Unintended instructions
 - Unaligned execution
 - Execution of embedded data in the code memory




Solving Challenges

- Finding Unconvertible Memory Instructions → C1
 - Exclusive Memory Instructions
 - Identified by opcode in the instruction encoding
 - PPB access instructions
 - Check if the accessed memory address is belonging to PPB region
 - Intra-procedure analysis

Solving Challenges

- Atomic Verification Technique → C4
 - Add the verification routine before the unconverted instruction
 - Disable exception during the instruction sequence
 - Protection against an attacker generates an exception after the verification code



Solving Challenges

- Atomic Verification Technique (cont'd) → C2, C3
 - 1) Use a dedicated register as memory address register of unconverted instructions
 - 2) Enforce following two invariant properties
 - IP1) When atomic instruction seq. is executed, the dedicated register holds sensitive address
 - IP2) When atomic instruction seq. is not executed, the dedicated register holds **non-harmful value**
 - → instrumentation for IP2 requires tremendous overhead
 - → The dedicated register cannot be used in the code except for the atomic verification sequences
- Drawback
 - Increase register spills → **Performance Drop**

Solving Challenges

- Atomic Verification Technique (cont'd) → C2, C3
 - 1) Use a **SP** register as memory address register of unconverted instructions
 - 2) Enforce following two invariant properties
 - IP1) When atomic instruction seq. is executed, **SP** register holds sensitive address
 - IP2) When atomic instruction seq. is not executed, **SP** register points **non-harmful value**
 - → instrumentation for IP2 could be implemented in a efficient way
 - → SP register can be used in the code including the atomic verification sequences

Solving Challenges

- Atomic Verification Technique (cont'd)


```
1: update_register:
2:
3:
4:
5:
6:
7:   str r1, [r0]
8:
9:
10:
11:
12:
```



```
1: update_register:
2:   cpsid i           // disable interrupt
3:   mov r10, sp      // backup the value of sp
4:
5:   mov sp, r0       // set sp to a target address (IP1)
6:   [verification routine] // verify the subsequent unconverted inst.
7:   str r1, [sp]    // perform an unconverted inst.
8:
9:   mov sp, r10      // restore the value of sp
10:  [check sp]       // check the value of sp (IP2)
11:  cpsie i          // enable interrupt
12:
```


Solving Challenges


- Handling Unintended Instructions → C5
 - Replace the exploitable instruction with safe instruction sequence
 - Serves the same functionality
 - Use static binary analysis to find out all exploitable instructions.



Evaluation

- Implementation
 - Code Instrumentation: LLVM 5.0
 - Binary analysis: Radare2
- Experiment setup
 - Arduino-due
 - Cortex-M3 processor
 - RIOT-OS
 - BEEBS benchmark suite

Evaluation



Evaluation



Evaluation



Evaluation



Conclusion

- Software technique to implement execute-only memory on Cortex-M processors
 - MPU, unprivileged memory instructions
- Strong threat model
 - Assuming attacker is able to read/modify the memory and subvert control-flow
 - Do not assume any software TCB in the system
- Evaluation
 - Better than SFI-based XOM in terms of performance and security
 - uXOM is compatible with existing XOM-based solutions (Key protection, CRA defense)

Thank you for listening

Q & A